Epitaxial Growth and Characterizations of Ge$_{1-x}$Sn$_x$ and Ge$_{1-x-y}$Si$_y$Sn$_x$ Thin Layers for Nanoelectronic and Optoelectronic Applications

Osamu Nakatsuka, Noriyuki Taoka, Mitsuo Sakashita, Wakana Takeuchi, and Shigeaki Zaima

Graduate School of Engineering, Nagoya University
Furo-cho, Chikusa-ku, Nagoya 464-8603, Japan
Tel: +81-51-789-5963, Fax: +81-52-789-2760, E-mail: nakatuka@alice.xtal.nagoya-u.ac.jp

Ge$_{1-x}$Sn$_x$ and Ge$_{1-x-y}$Si$_y$Sn$_x$ alloy thin films are attractive for future Si nanoelectronic and optoelectronic applications such as high carrier mobility MOSFET, photo detector, quantum well laser, photovoltaic cell, and so on. We can engineer the energy band diagram and carrier properties with controlling the lattice constant and strain structures of these thin layers. However, the epitaxial growth of group IV-materials including Sn with its content higher than a few % is not so easy, because Ge-Sn and Si-Sn systems are eutectic, and Sn precipitation easily occurs due to the low equilibrium solid solubility of Sn in Ge and Si. We have developed the low temperature growth technique of Ge$_{1-x}$Sn$_x$ and the lattice mismatch engineering between Ge$_{1-x}$Sn$_x$ and various substrates [1-3]. Recently, we achieved the growth of Ge$_{1-x}$Sn$_x$ epitaxial layers with a Sn content as high as 13% and 27% on Ge and InP substrates, respectively [3].

Engineering the electronic and optical properties of Ge$_{1-x}$Sn$_x$ is also essentially important for its applications. Figure 1 shows the Hall concentration in undoped Ge$_{1-x}$Sn$_x$ thin layers grown on Si-on-insulator (SOI) substrates as a function of the Sn content for as-grown, N$_2$-annealed, and H$_2$-annealed samples [4]. We can generally observe p-type conduction even for an undoped Ge epitaxial layer due to unintentional hole generation from vacancy defects in Ge. We found that the Sn incorporation with the content of 0.1% effectively reduces the Hall carrier concentration. We consider that preferential formation of Sn-vacancy pairs is a key to reduce the concentration of electrically active vacancies. In addition, we found that the H$_2$-annealing reduces the Hall carrier concentration of Ge and Ge$_{1-x}$Sn$_x$ thin layers.

We demonstrated the electrical properties at the interface between Ge$_{1-x}$Sn$_x$ and a substrate. We prepared a p-n junction with a p$^+$-doped Ge$_{1-x}$Sn$_x$ epitaxial layer on n-Ge(001) substrate. Figure 2 shows the current density-voltage characteristics of the p$^+$-Ge$_{1-x}$Sn$_x$/n-Ge junction for various measurement temperatures [5]. We found that the Sn incorporation into Ge does not generate any interfacial defects causing excess leakage current. Instead, the Sn incorporation reduces the leakage current at low temperature below 170K in the reverse bias condition compared to a p$^+$-Ge/n-Ge junction sample (not shown).

We also examined the epitaxial growth of Ge$_{1-x-y}$Si$_y$Sn$_x$ ternary alloys on a Ge substrate [6]. We can deposit a Ge$_{1-x-y}$Si$_y$Sn$_x$ epitaxial layer whose lattice constant was controlled to match bulk-Ge. Figure 3 shows the x-ray diffraction two dimensional reciprocal space map (XRD-2DRSM) for a Ge$_{1-x-y}$Si$_y$Sn$_x$ layer grown on a Ge(001) substrate. The Si and Sn compositions were determined to be 58% and 15%, respectively, from Raman scattering spectroscopy and Rutherford back scattering methods. We achieved the pseudomorphic growth of Ge$_{1-x-y}$Si$_y$Sn$_x$ ternary layer even with a high Sn content, since the strain of this layer to Ge is suppressed as small as 0.5% with local strain compensation between Si and Sn atoms. The full width at half maximum values of the $\omega$ rocking curves of pseudomorphic Ge$_{1-x-y}$Si$_y$Sn$_x$ layers are as small as that of a Ge substrate, indicating the superior crystalline structures of Ge$_{1-x-y}$Si$_y$Sn$_x$ layers. Figure 4 shows the Ge-Si-Sn content dependence of the energy band gap calculated assuming Vegard’s law. Ge-Si-Sn ternary alloy realizes the energy bandgap engineering with lattice-matching system on Ge [7]. We expected the energy bandgap of Ge$_{1-x-y}$Si$_y$Sn$_x$ controlled to be from 0.66 eV of Ge to as high as 1 eV in this study.
Acknowledgements
This work was partly supported by a Grant-in-Aid for Specially Promoted Research (No. 22000011) from the MEXT and the ALCA Program from JST in Japan.

References

Fig. 1 The Sn content dependence of the Hall concentration in undoped Ge$_{1-x}$Sn$_x$ thin layers grown on SOI substrates for as-grown, N$_2$-annealed, and H$_2$-annealed samples [4].

Fig. 2 The current density-voltage characteristics of the p$^+$-Ge$_{1-x}$Sn$_x$/n-Ge junction for various measurement temperatures.

Fig. 3 XRD-2DRSM around the Ge224 Bragg reflection for a Ge$_{1-x}$Si$_x$Sn$_y$ epitaxial layer grown on a Ge(001) substrate.

Fig. 4 The Ge-Si-Sn content dependence of the calculated energy bandgap. The solid lines with percentages correspond to the lattice mismatch for bulk-Ge. Some symbols indicate the content conditions of samples prepared in our study.